We describe a simulation-based test generation procedure for scan designs. A test sequence generated by this procedure consists of a sequence of one or more primary input vectors embedded between a scan-in operation and a scan-out operation. We consider the set of faults that can be detected by test sequences of this form, compared to the case where scan is applied with every test vector. The proposed procedure constructs test sequences that traverse as many pairs of fault-free/faulty states as possible, and thus avoids the use of branch-and-bound test generation techniques. Additional techniques are incorporated into this basic procedure to enhance its effectiveness.
Introduction
Simulation-based test generation procedures were shown to be effective in achieving high fault coverages for both combinational and synchronous sequential circuits [ 11-[ 121. Simulationbased procedures have the advantage that they can be modified relatively easily to consider various levels of circuit description and various fault models. This can be done by replacing the logic and/or fault simulation procedures embedded in them with the appropriate procedures that handle the circuit description or fault model of interest. In addition, these procedures avoid the need for complex test generation procedures based on branch and bound. The procedures of The procedure described in this paper belongs to the class of property-based procedures. It is different from previous procedures in this class in that it targets scanned circuits with full or partial scan.
In the proposed procedure, a test sequence consists of a scan-in vector followed by one or more primary input vectors. The sequence ends with another scan operation to observe values of state variables (and possibly scan in the scan-in vector of the next test sequence). Between the two scan operations of a test sequence, flip-flop values are determined through the combinational logic of the circuit, without using any additional scan operations. Thus, even for full-scan circuits, the procedure may apply several consecutive primary input vectors without using the scan chain. This contributes to at-speed testing of the circuit.
After a scan-in operation, the values of the scanned flipflops are known. Values of non-scanned flip-flops are assumed to be unknown. This allows us to accommodate the situation where the non-scanned flip-flop values cannot be maintained during scan. It also allows us to apply the generated test sequences in any order. We use several techniques used in earlier simulationbased test generation procedures, and adopt them to handle scanbased circuits and test sequences. The techniques we use include the following. The proposed procedure is unique in the way it combines these techniques, and in the fact that it targets full or partial scan circuits. In addition, we consider the following issues.
Instead of the test application process we assume in this work, it is possible to assume that the output of a scanned flipflop becomes a primary input of the circuit, and the input of a scanned flip-flop becomes a primary output of the circuit. This implies that scan is applied with every primary input vector to control and observe the states of the scanned flip-flops, while holding the values of the non-scanned flip-flops so that they do not change. For partial scan circuits, we show in this work that a fault, which is detectable if scan is used with every primary input vector, may not be detectable if scan is used only at the beginning and at the end of the test sequence. This observation is important since it establishes that a different upper bound on fault coverage may exist depending on the test generation and test application methods used. Nevertheless, we use the test application scheme where a single scan-in and a single scan-out operation are used with every test sequence, since it requires significantly lower test application times, and it removes the need to hold non-scanned flip-flop states. Many commercial test generators for partial scan circuits also make a similar assumption on test application.
In some cases, test application may be simplified if the primary input sequences contained in the different test sequences are of a small number of different lengths. We take this into account indirectly, by applying a static compaction procedure to reduce the total number of test sequences. It is also possible to achieve this goal by modifying the proposed procedure.
The paper is organized as follows. In Section 2 we discuss the dependence of the detectable fault set on the test sequence format. In Section 3 we describe the basic procedure for generating test sequences that traverse new states. In Section 4 we add to the basic procedure of Section 3 a method to extract test sequences for additional faults out of the existing test sequences. We also add a compaction procedure that reduces the test length, and at the same time potentially increases the number of detected faults. Experimental results are given in Section 5.
Section 6 concludes the paper.
Detectable faults
A test sequence we consider consists of a scan-in operation that specifies the values of the scanned flip-flops, followed by primary input vectors applied without using scan. The values of the scanned flip-flops are then scanned-out. A different test application scheme consists of the use of scan with every primary input vector.
For full scan circuits, every combinationally detectable fault can be detected with either one of the test application schemes above. This can be achieved using a test sequence that consists of a single primary input vector embedded between a scan-in and a scan-out operation. Such a test sequence is applicable under both test application schemes. For partial scan circuits, it may be necessary to use test sequences consisting of more than one primary input vector in order to detect some faults. As a result, some faults that can be detected when scan is applied with every primary input vector may, not be detectable if scan is used only at the beginning and the end of the test sequence. The following example demonstrates such a case. We use three-value simulation for this example. 
Test sequences traversing new states
In this section, we describe the generation of test sequences that traverse new states. The proposed test generation procedure performs several iterations. In each iteration, test sequences are generated using the fault free circuit and the faulty circuit in the presence of a single target fault f. The goal of test generation is to take the fault free and faulty circuits through as many different states as possible, without repeating any state in a single iteration. The proposed procedure is different from LOCSTEP [lo] and other procedures proposed earlier in several ways.
(1) The proposed procedure never repeats a state in the same iteration. An iteration terminates when the procedure cannot reach a new state. In LOCSTEP, states may be repeated, and there are several heuristics that control the way in which states are repeated. This difference is related to the fact that LOCSTEP was developed for non-scan circuits, whereas here, we are interested in circuits with scan. When scan is available, it is possible to scan-in a new state even if one cannot be reached by applying primary input vectors. In addition, it is possible to observe fault effects through scan. Consequently, it is not necessary to traverse previously-visited states in order to achieve these goals. The scan option is not available to LOCSTEP, and consequently, it must continue applying input vectors in order to reach new states and propagate fault effects even if these input vectors do not result in new states during one or more time units.
(2) LOCSTEP considered only the fault free circuit. Here, we use a single target fault per iteration, and consider the combined fault-free/faulty state. This speeds up the detection of target faults, at the cost of doubling the simulation effort in generating a test sequence. ACTIV -LOCSTEP also considered the fault free circuit and one faulty circuit. However, it imposed stricter requirements on the test sequences it generated by requiring that the target fault would be activated, and that the fault free circuit would go into a cycle. Here, we only require that the circuits would go into new states with every additional vector. (3) It was observed in [ 131 and later in [ 121 that input sequences where input vectors appear repeatedly are effective in achieving high fault coverages for non-scan circuits. We also allow input vectors to be repeated. However, in [12] and [13] , the numbers of repetitions were either predetermined, or determined randomly. Here, we allow an input vector to be repeated only as long as it allows us to reach new states.
We use the following notation to describe the proposed procedure. The i-th test sequence generated in a particular iteration is denoted by Ti. The primary input vector at time unit U of Ti is denoted by Ti(u). The length of Ti is denoted by Li. The sequence of states the circuit traverses under Ti is denoted by Si.
The state at time unit U of Si is denoted by Si(u). The initial state Si(0) always leaves the non-scanned state variables unspecified.
The values of the scanned state-variables are assigned by scanning them in. Each state Si(u) consists of a fault free state ST(,), and a faulty state $"(U). We have
During the generation of test sequences T I , T2, . . . , T, in a particular iteration based on a single target fault f, we ensure that Si(u) does not cover any state S j ( v ) such that j < i or v < U.
An example of two test sequences that satisfy this condition is shown in Table 2 . The sequences are generated using the same target fault f. In this example, the circuit has four inputs and three state variables. The first two state variables are scanned. This third one is not scanned, and it therefore assumes unspeci- Consider the circuit whose state table is shown in Table 1 . The fault under consideration changes the' primary output value in state 11 under input 1 from 1 to 0 (shown as 1/0 in Table 1 ).
Suppose that yz is scanned. Using scan with every primary input vector, it is possible to detect the fault as follows.
1. Set y , = x. Scan in the value y2 = 0, and apply the primary input value 0. The next state is yI = 1. 2. Scan in y2 = 1 (bringing the circuit to state ll), and apply the primary input value 1. The primary output will be set to 1 in the fault free circuit, and to 0 in the faulty circuit. The fault is thus detected.
Next, we consider the same fault, this time assuming that scan will be used only at the beginning and the end of the test sequence. The following assignments are possible. 1. It is possible to scan in y2 = 0, or y 2 = 1. With yl = x and y2 = 0, the next value of yI is 1 and the next value of y2 is unknown. This is independent of the input value. With y1 = x and y 2 = 1, the next value of y1 is 0 and the next value of y2 is unknown, again, independent of the input value. 2. From state l x or Ox, the next state is xx independent of the input value (the test application scheme prevents us from setting the value of y 2 using scan). From state xx, the circuit cannot be brought to state 11 where the fault can be detected. The example above shows that the fault coverage expected for partial scan circuits using test sequences that perform scan only at the beginning and the end of a test sequence is lower than the fault coverage expected for the same circuits when scan can be used at any time unit. Note that to detect the fault using scan at every time unit requires holding the state of the non-scanned flip-flops during scan. In many partial scan designs this may not be possible.
states by increasing time unit and increasing sequence index, it can be seen that none of the states covers a state that appears before it. State S2(2) = OOO/OOO is covered by state SI (0) = OOx/OOx, however, we allow this relationship since S2(2) has more specified values than SI (0) that was reached earlier. 
If the length of Ti is smaller than L: One of the parameters used by Procedure 1 is the maximum length of a test sequence, L. There are several competing effects that need to be considered in determining the value of L.
(1) Shorter test sequences take advantage of scan more often in order to set initial states and observe fault effects. (2) Longer test sequences use scan less often and thus have reduced test application time. In addition, some faults may require longer sequences for propagation to primary outputs or scanned state variables.
As a compromise, we start with longer test sequences, and then reduce the test length in steps. Initially, L is set equal to a preselected constant L,. It is then reduced until it reaches a final value L,. The procedure reduces the value of L after NUME iterations with no improvement in fault coverage. The procedure terminates after NsAME iterations with L = L, that do not improve the fault coverage, or when the list of target faults F becomes empty. Procedure 2: Test generation based on new states (1) Set T = 9. Let F be the set of target faults. Set F,a, = 4. = nsmr + 1. If F is empty, stop.
If nsame < NSAME, go to Step 2.
If L # L,, reduce L to its next value, and go to Step 2.
(6) (7) (8)
Adding subsequences and compaction
In this section, we extend the procedure of the previous section by extracting subsequences that detect target faults, and by performing compaction.
To demonstrate how subsequences of the sequences included in T can be useful in detecting target faults, consider the test sequence T3 shown in Table 3 . The circuit is the same one considered in Table 2 , where the first two state variables are scanned. The faulty states shown belong to a fault f which is not detected by T I , T, or T3. It can be seen that although T3 does not detect f, it is possible to detect f by scanning out the state at time unit 2 of T3. Thus, the sequence T4 shown in Table 3 , which consists of the scan-in vector of T3 and its first two primary input vectors, detects f. Set T = 4. Let F be the set of target faults. Set Ftarg = 4. If L # Lf, reduce L to its next value, and go to Step 2.
Step 5 of Procedure 3 is a compaction step where we Else:
attempt to-reduce the lengths of the test sequences added to T in the current iteration. Length reduction for test sequences of scan circuits was considered in [14] . Let Fi be the set of faults detected by a test sequence Ti. Let Fi,po be the set of faults detected by Ti on primary outputs, and let Fi,so be the set of faults detected during the scan-out operation at the end of Ti. For every fault f E Fi,pO, let uder(f) be the time unit where f is detected by Ti. Let the length of Ti be Li. This length is reduced to ti that satisfies the following conditions.
(1) ti > uder(f) for every f E Fi,po. This ensures that every fault detected by Ti on the primary outputs will continue to be detected on the same primary outputs after the length of Ti is reduced.
(2) Every f E Fi,so is propagated to a scanned flip-flop at time unit ti -1. This ensures that the faults in Fi,so will continue to be detected by Ti after its length is reduced.
In the worst case, ci = L will satisfy these conditions.
The length of Ti is reduced to ti in Step 5 of Procedure 3.
Following Procedure 3, we also perform reverse order simulation of the test sequences in T , and drop sequences that do not detect any faults.
Experimental results
In this section, we report the results of the procedure described in the previous sections. We consider ISCAS-89 and ITC-99 benchmark circuits. We use the following parameters.
We generate up to NsEe = 500 test sequences in every iteration. The initial test length L = L, is equal to the number of state variables in the circuit, or to 100 if the number of state variables is larger than 100. The value of L is reduced to 10, then to 5 , and finally it is reduced by one until it reaches 1. A test length of 1 is useful for full scan circuits. We allow at most N M M E = 100 iterations with no improvement in fault coverage before switching to the next value of L, or terminating the procedure. For example, for a circuit with 120 state variables, we consider L = 100, 10, 5, 4, 3, 2 and finally 1, each value for at most N s A M E = 100 iterations with no improvement. For a circuit with 8 state variables, we consider L = 8,5,4, 3,2 and 1. We select a state or input vector out of NMND = 100 candidates.
We measure the fault simulation time throughout all the iterations of Procedure 3, and denote this time by RSim. We also measure the time to generate test sequences throughout all the iterations of Procedure 3, and denote this time by Rgen. We report the normalized time Rgen/Rsim.
The results for full scan circuits are shown in Table 4 , and the results for circuits with 90% scan are shown in Table 5 . To obtain 90% scan, we arbitrarily select 90% of the circuit flipflops, and assume that they are scanned. The tables are organized as follows. After the circuit name, we show the total number of faults, the number of detectable faults, and the number of faults detected by the proposed procedure. The number of detectable faults excludes faults that are known to be combinationally redundant, but includes all other faults. Thus, this number is an upper bound on the number of detectable faults for partial scan circuits. Next, we show the number of iterations until the procedure terminates, and the number of iterations until the fault coverage reaches its final value. We then show the number of test sequences in T at the end of Procedure 3, and the total length of all the test sequences in T (the length of a test sequence is the number of primary input vectors it contains). In the last column, we show the normalized run time Rgen/Rsim. The following points can be seen from Tables 4 and 5 .
In most of the circuits with full scan and some of the circuits with 90% scan, we obtain 100% fault coverage. For such circuits, the number of iterations is relatively small. Larger numbers of iterations are typically required for circuits that have --combinationally redundant faults, for partial scan circuits with undetectable faults, or when the proposed procedure otherwise fails to detect some faults. In these cases, the fault coverage reaches its final value after a smaller number of iterations, but additional iterations are required to satisfy the termination condition. For example, s526 has one combinationally redundant fault that causes the proposed procedure to go through 7 11 iterations before it terminates in the case of full scan, even though the final fault coverage is achieved after only 11 iterations. The extra iterations can be saved by identifying undetectable faults in advance, or by setting different termination conditions. We do not have information about undetectable faults in the partial scan circuits considered. Therefore, we do not know whether the faults that remain undetected by the proposed procedure are undetectable. However, we observe that the fault coverage is high in all the cases. To provide additional information, we experimented with all possible selections of 90% partial scan in s208, s298 and s1488. We only considered one test length, L = L,, in Procedure 3. For s208 and s1488, 90% partial scan implies that one flip-flop remains unscanned. For s298, 90% partial scan implies that two flip-flops remain unscanned. In Table 6 , we report on the scan configuration that resulted in the highest fault coverage. Table 6 is organized similar to Tables 4 and 5 , except that after the circuit name, we show the indices of the unscanned flip-flops. Table 6 shows that the partial scan selection can have a significant effect on fault coverage. Table 6 : Considering all scan configurations
Next, we present the results of applying the compaction procedure of [ 141 to some of the circuits reported in Tables 4 and  5 . The procedure of [14] reduces the test application time by combining test sequences. To combine test sequences T , and T,, the procedure of [ 141 removes the scan-out operation at the end of TI, removes the scan-in operation at the beginning of T2, and concatenates the primary input vectors of T I and T2. This is done without reducing the fault coverage. The removal of scan operations reduces the test application time of the test set. In some cases, combining test sequences increases the fault coverage. The fact that compaction can increase the fault coverage was observed in previous works on compaction as well.
In applying the procedure of [14], our goal is also to reduce the number of different test sequence lengths in the test set. The number of different lengths affects the complexity of test application. With fewer lengths that the tester needs to support, the test application process is simplified. To improve the ability of the procedure from 1141 to reduce the number of lengths, we apply the procedure in a way that ensures the following properties.
(1) The minimum sequence length is as high as possible, and the maximum sequence length is as low as possible. This ensures that the range of possible lengths is as low as possible, resulting in a small number of different possible lengths. (2) For every sequence length that exists in the final test set, we obtain as many sequences of the same length as possible. This also ensures that we obtain as small a number of different lengths as possible. We achieve these properties by combining sequences in the following way. We define a variable L,, that assumes values out of (2,3,4. . . are the lengths in the current test set. This ensures that any additional compaction would be done without increasing the number of different lengths. We report the results of compaction in Table 7 . For space considerations, we only report on several of the ISCAS-89 benchmark circuits with 100% scan. Under column before compact, we repeat the results from Table 4 regarding the number of detected faults, the number of sequences, and the total sequence length. We also show the number of different test sequence lengths under subcolumn d$l. Under column compact phase 1, we show the same information after the first ,phase of the compaction procedure. Under column compact phase 3, we show the same information after all three phases of the compaction procedure. We mark by asterisks cases where the number of different test lengths is lower than the number before compaction. The following points should be noted. We also considered the set of faults that can be detected by test sequences where primary input vectors are embedded between two scan operations, compared to the set of detectable faults when scan is used with every primary input vector. We showed that in partial scan circuits, there are faults detectable by the latter method that cannot be detected by the former method. Nevertheless, the former method is preferable in terms of test application time, and since it removes the need to hold nonscanned flip-flop states as required by the latter method.
